SIPE

SEP 2 2 2003

PTO/SB/084(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Trisdemak Office: U.S. DEPARTMENT OF COMMERCE
on of information unless it contains a valid OMB control number

Substitute for form ADAPTO	Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number Complete if Known		
INFORMATION DISCLOSURE STATEMENT BY APPACICANT	Application Number	09/467992	
(Use as many sheets as necessary)	Filing Date	December 20, 1999	
	First Nam d Inventor	Forbes, Leonard	
	Group Art Unit	2815	
	Examiner Name	Lee, Eugene	
Sheet 1 of 1	Attorney Docket No: 303.389US2		

		US P	ATENT DOCUMENT	S			
Examiner Initial *	USP Document Publication Date Number		Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate	
60	US-5,220,530	06/15/1993	Itoh, Masahiro	365	189.01	07/31/1991	
ec	US-5,933,717	08/03/1999	Hause, Frederick N., et al.	438	200	03/04/1997	
er	US-6,016,268	01/18/2000	Worley, Eugene R.	365	149	02/05/1998	
GL	US-6,433,382	08/13/2002	Orlowski, M , et al.	257	315	04/06/1995	
61	US-6,498,065	12/24/2002	Forbes, Leonard, et al.	438	259	08/30/2000	

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T²
11	EP-0198590	10/22/1986	Wada, M.	H01L	27/10	

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item  No 1 (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s),  publisher, city and/or country where published.		T²
CL		WOLF, STANLEY, "Isolation Technolgies for Intergrated Circuits", Silicon Processing for the NLSI Era Vol. 2 Process Integration, (1990),66-78	

RECEIVED SEP 26 2003 TECHNOLOGY CENTER 280C

**EXAMINER** 

DATE CONSIDERED

12/5/03